-
Notifications
You must be signed in to change notification settings - Fork 5
pre-commit: PR126423 #2110
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
pre-commit: PR126423 #2110
Conversation
runner: ariselab-64c-v2 4 files changed, 161 insertions(+), 164 deletions(-)
27 31 bench/llvm/optimized/X86RegisterBankInfo.ll |
Summary of Changes in LLVM IR DiffThis patch introduces several modifications across three different LLVM IR files. Below is a summary of the major changes:
High-Level OverviewThe overall goal of these changes appears to be optimization-focused, targeting both computational efficiency and code clarity. By removing redundant instructions, restructuring control flow, and refining data dependencies, the patch aims to improve the generated machine code's performance and maintainability. These modifications likely result in reduced instruction count, better register utilization, and improved runtime behavior when compiled to native code. model: qwen-plus-latest |
|
||
225: ; preds = %220, %209, %208 | ||
%.6.us = phi i32 [ %224, %220 ], [ %.5.us, %209 ], [ %.5.us, %208 ] | ||
%217 = zext nneg i32 %111 to i64 |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Regression due to lack of sext vs zext nneg CSE.
Link: llvm/llvm-project#126423
Requested by: @nikic