Skip to content

Commit 2bf5046

Browse files
vadimp-nvidiajwrdegoede
authored andcommitted
platform/x86: mlx-platform: Remove PSU EEPROM from default platform configuration
Remove PSU EEPROM configuration for systems class equipped with Mellanox chip Spectrum and Celeron CPU - system types MSN2700, MSN2100. Till now all the systems from this class used few types of power units, all equipped with EEPROM device with address space two bytes. Thus, all these devices have been handled by EEPROM driver "24c02". There is a new requirement is to support power unit replacement by "off the shelf" device, matching electrical required parameters. Such device can be equipped with different EEPROM type, which could be one byte address space addressing or even could be not equipped with EEPROM. In such case "24c02" will not work. Fixes: c6acad6 ("platform/mellanox: mlxreg-hotplug: Modify to use a regmap interface") Fixes: ba814fd ("platform/x86: mlx-platform: Use defines for bus assignment") Signed-off-by: Vadim Pasternak <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Hans de Goede <[email protected]>
1 parent e8637df commit 2bf5046

File tree

1 file changed

+2
-4
lines changed

1 file changed

+2
-4
lines changed

drivers/platform/x86/mlx-platform.c

+2-4
Original file line numberDiff line numberDiff line change
@@ -383,15 +383,13 @@ static struct mlxreg_core_data mlxplat_mlxcpld_default_psu_items_data[] = {
383383
.label = "psu1",
384384
.reg = MLXPLAT_CPLD_LPC_REG_PSU_OFFSET,
385385
.mask = BIT(0),
386-
.hpdev.brdinfo = &mlxplat_mlxcpld_psu[0],
387-
.hpdev.nr = MLXPLAT_CPLD_PSU_DEFAULT_NR,
386+
.hpdev.nr = MLXPLAT_CPLD_NR_NONE,
388387
},
389388
{
390389
.label = "psu2",
391390
.reg = MLXPLAT_CPLD_LPC_REG_PSU_OFFSET,
392391
.mask = BIT(1),
393-
.hpdev.brdinfo = &mlxplat_mlxcpld_psu[1],
394-
.hpdev.nr = MLXPLAT_CPLD_PSU_DEFAULT_NR,
392+
.hpdev.nr = MLXPLAT_CPLD_NR_NONE,
395393
},
396394
};
397395

0 commit comments

Comments
 (0)