89
89
/* Number of LPC attached MUX platform devices */
90
90
#define MLXPLAT_CPLD_LPC_MUX_DEVS 2
91
91
92
+ /* Hotplug devices adapter numbers */
93
+ #define MLXPLAT_CPLD_PSU_DEFAULT_NR 10
94
+ #define MLXPLAT_CPLD_FAN1_DEFAULT_NR 11
95
+ #define MLXPLAT_CPLD_FAN2_DEFAULT_NR 12
96
+ #define MLXPLAT_CPLD_FAN3_DEFAULT_NR 13
97
+ #define MLXPLAT_CPLD_FAN4_DEFAULT_NR 14
98
+
92
99
/* mlxplat_priv - platform private data
93
100
* @pdev_i2c - i2c controller platform device
94
101
* @pdev_mux - array of mux platform devices
@@ -190,14 +197,14 @@ static struct mlxreg_core_data mlxplat_mlxcpld_default_psu_items_data[] = {
190
197
.reg = MLXPLAT_CPLD_LPC_REG_PSU_OFFSET ,
191
198
.mask = BIT (0 ),
192
199
.hpdev .brdinfo = & mlxplat_mlxcpld_psu [0 ],
193
- .hpdev .nr = 10 ,
200
+ .hpdev .nr = MLXPLAT_CPLD_PSU_DEFAULT_NR ,
194
201
},
195
202
{
196
203
.label = "psu2" ,
197
204
.reg = MLXPLAT_CPLD_LPC_REG_PSU_OFFSET ,
198
205
.mask = BIT (1 ),
199
206
.hpdev .brdinfo = & mlxplat_mlxcpld_psu [1 ],
200
- .hpdev .nr = 10 ,
207
+ .hpdev .nr = MLXPLAT_CPLD_PSU_DEFAULT_NR ,
201
208
},
202
209
};
203
210
@@ -207,14 +214,14 @@ static struct mlxreg_core_data mlxplat_mlxcpld_default_pwr_items_data[] = {
207
214
.reg = MLXPLAT_CPLD_LPC_REG_PWR_OFFSET ,
208
215
.mask = BIT (0 ),
209
216
.hpdev .brdinfo = & mlxplat_mlxcpld_pwr [0 ],
210
- .hpdev .nr = 10 ,
217
+ .hpdev .nr = MLXPLAT_CPLD_PSU_DEFAULT_NR ,
211
218
},
212
219
{
213
220
.label = "pwr2" ,
214
221
.reg = MLXPLAT_CPLD_LPC_REG_PWR_OFFSET ,
215
222
.mask = BIT (1 ),
216
223
.hpdev .brdinfo = & mlxplat_mlxcpld_pwr [1 ],
217
- .hpdev .nr = 10 ,
224
+ .hpdev .nr = MLXPLAT_CPLD_PSU_DEFAULT_NR ,
218
225
},
219
226
};
220
227
@@ -224,28 +231,28 @@ static struct mlxreg_core_data mlxplat_mlxcpld_default_fan_items_data[] = {
224
231
.reg = MLXPLAT_CPLD_LPC_REG_FAN_OFFSET ,
225
232
.mask = BIT (0 ),
226
233
.hpdev .brdinfo = & mlxplat_mlxcpld_fan [0 ],
227
- .hpdev .nr = 11 ,
234
+ .hpdev .nr = MLXPLAT_CPLD_FAN1_DEFAULT_NR ,
228
235
},
229
236
{
230
237
.label = "fan2" ,
231
238
.reg = MLXPLAT_CPLD_LPC_REG_FAN_OFFSET ,
232
239
.mask = BIT (1 ),
233
240
.hpdev .brdinfo = & mlxplat_mlxcpld_fan [1 ],
234
- .hpdev .nr = 12 ,
241
+ .hpdev .nr = MLXPLAT_CPLD_FAN2_DEFAULT_NR ,
235
242
},
236
243
{
237
244
.label = "fan3" ,
238
245
.reg = MLXPLAT_CPLD_LPC_REG_FAN_OFFSET ,
239
246
.mask = BIT (2 ),
240
247
.hpdev .brdinfo = & mlxplat_mlxcpld_fan [2 ],
241
- .hpdev .nr = 13 ,
248
+ .hpdev .nr = MLXPLAT_CPLD_FAN3_DEFAULT_NR ,
242
249
},
243
250
{
244
251
.label = "fan4" ,
245
252
.reg = MLXPLAT_CPLD_LPC_REG_FAN_OFFSET ,
246
253
.mask = BIT (3 ),
247
254
.hpdev .brdinfo = & mlxplat_mlxcpld_fan [3 ],
248
- .hpdev .nr = 14 ,
255
+ .hpdev .nr = MLXPLAT_CPLD_FAN4_DEFAULT_NR ,
249
256
},
250
257
};
251
258
0 commit comments