Skip to content

DTS: overlays: add mmio-hi parameter to pciex1-compat-pi5 #6186

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
May 24, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions arch/arm/boot/dts/overlays/README
Original file line number Diff line number Diff line change
Expand Up @@ -3550,6 +3550,8 @@ Params: l1ss Enable ASPM L1 sub-state support
the MSI-MIP peripheral. Use if a) more than 8
interrupt vectors are required or b) the EP
requires DMA and MSI addresses to be 32bit.
mmio-hi Move the start of outbound 32bit addresses to
2GB and expand 64bit outbound space to 14GB.


[ The pcf2127-rtc overlay has been deleted. See i2c-rtc. ]
Expand Down
20 changes: 20 additions & 0 deletions arch/arm/boot/dts/overlays/pciex1-compat-pi5-overlay.dts
Original file line number Diff line number Diff line change
Expand Up @@ -32,9 +32,29 @@
};
};

/*
* Shift the start of the 32bit outbound window to 2GB,
* so there are no BARs starting at 0x0. Expand the 64bit
* outbound window to use the spare 2GB.
*/
fragment@3 {
target = <&pciex1>;
__dormant__ {
#address-cells = <3>;
#size-cells = <2>;
ranges = <0x02000000 0x00 0x80000000
0x1b 0x80000000
0x00 0x7ffffffc>,
<0x43000000 0x04 0x00000000
0x18 0x00000000
0x03 0x80000000>;
};
};

__overrides__ {
l1ss = <0>, "+0";
no-l0s = <0>, "+1";
no-mip = <0>, "+2";
mmio-hi = <0>, "+3";
};
};