RTL optimizations for Verilator #66
Open
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This patch replaces some
2 ** X
constructs by the equivalent1 << X
. This is significantly faster when using Verilator, which lacks a special case optimization for powers of two and falls back to an iterative approach.This change increases simulation performance using Verilator on the Cheshire SoC (pulp-platform/cheshire#230) by roughly 2 percent.
I have also added an
ifndef
so the instruction tracer can be disabled by definingCVA6_NO_TRACE
.Note: This PR targets the
pulp-v1
branch that is currently used by Cheshire.