Skip to content

out of tree build #307

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 3 commits into from
Feb 12, 2025
Merged

out of tree build #307

merged 3 commits into from
Feb 12, 2025

Conversation

pepijndevos
Copy link
Member

No description provided.

@yrabbit
Copy link
Collaborator

yrabbit commented Feb 1, 2025

this RISC-V worked well both on its own and as a support mechanism for testing DSP examples before.

I'm curious is our way of using BSRAM so crooked or is this an innovation in yosys that requires a different approach to BSRAM? :)

2.9. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = block' on memory top.CPU.RegisterBank, forced mapping to block RAM
mapping memory top.CPU.RegisterBank via $__GOWIN_SDP_
make: *** [Makefile.himbaechel:319: femto-riscv-16-tangnano4k-synth.json] Segmentation fault (сделан дамп памяти)

Complete log c.log

@pepijndevos
Copy link
Member Author

If it reproduces locally we could bisect the yosys commit that broke it and report upstream.

@yrabbit
Copy link
Collaborator

yrabbit commented Feb 2, 2025

done YosysHQ/yosys#4883

@yrabbit yrabbit merged commit ce70be7 into master Feb 12, 2025
11 of 14 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants