Skip to content
View HanumanSagarBathula7392's full-sized avatar

Highlights

  • Pro

Block or report HanumanSagarBathula7392

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. HanumanSagarBathula7392 HanumanSagarBathula7392 Public

    Config files for my GitHub profile.

  2. RISC_V_Processor_Using_Verilog RISC_V_Processor_Using_Verilog Public

    This is a RISC-V multi-stage processor, can perform arithmetic, logical, shift, and comparison operations for both register and immediate instruction types.

    Verilog

  3. Rubiks_Cube_Architecture Rubiks_Cube_Architecture Public

    VHDL

  4. Integrated_Computational_Circuit Integrated_Computational_Circuit Public

    This project develops a 3-bit quad computational unit in LTSpice, featuring four operations (ADD, MUL, GT, ASR) using CMOS logic, a decoder, and a multiplexer for efficient computation.

  5. Memory_and_FlipFlops Memory_and_FlipFlops Public

    This repository contains Verilog/VHDL implementations and simulations of various memory and flip-flop components, including: DPRAM (Dual-Port RAM), SPRAM (Single-Port RAM), D Flip-Flop, JK Flip-Flo…

    VHDL

  6. Reconfigurable_8x4_Virtualized_Fabrication_Design Reconfigurable_8x4_Virtualized_Fabrication_Design Public

    This repository contains the implementation of a parameterized control unit (CU) array for reconfigurable computing. The design utilizes a virtualized 4x4 fabric to implement an 8x4 architecture, w…

    VHDL