Skip to content

Releases: ARM-software/ComputeLibrary

v52.2.0

13 Jun 09:01
Compare
Choose a tag to compare

v52.2.0 Public Minor Release

Feat

  • Enable non-transposed BF16 reorders.

Fix

  • Reorder test failures on multi-isa builds.
  • Over-eager read ahead of operands in a64_hgemm_8x24.

Documentation (API, build guide, contribution guide, errata, etc.) available here:
https://artificial-intelligence.sites.arm.com/computelibrary/v52.2.0/index.xhtml

v52.1.0

02 Jun 09:04
Compare
Choose a tag to compare

v52.1.0 Public Minor Release

Feat

  • Restrict GEMM stateless execution to fixed-format kernels only
  • Add wrapper class to expose cpu::CpuPool2d functionality
  • Enable non-transposed F32 reorders

Documentation (API, build guide, contribution guide, errata, etc.) available here:
https://artificial-intelligence.sites.arm.com/computelibrary/v52.1.0/index.xhtml

v52.0.1

15 May 09:10
Compare
Choose a tag to compare

v52.0.1 Public Patch Release

Fix

  • Fill the padding area with zeros in CpuIm2ColKernel
  • Public header files pass -Wundef check
  • Limit thread split to the window size for run_parallel_pretranspose_B_array

Documentation (API, build guide, contribution guide, errata, etc.) available here:
https://artificial-intelligence.sites.arm.com/computelibrary/v52.0.1/index.xhtml

v52.0.0

01 May 15:32
Compare
Choose a tag to compare

v52.0.0 Public Major Release

Fix

v25.04

17 Apr 13:01
Compare
Choose a tag to compare

v25.04 Public Major Release

Feat

  • Add Neon(TM) and SVE hybrid FP16 matmul kernels using FP32 accumulation.

Fix

v25.03.1

04 Apr 14:05
Compare
Choose a tag to compare

v25.03.1 Public Major Release

Feat

  • Add experimental QNX(R) support.
  • Add matmul fp16->fp32 kernels to enable fp16 PyTorch attention through ACL.

Fix

  • Replace .word with .inst when encoding instructions.
  • Neon(TM) detection for Bare Metal.

Refactor

v25.03

21 Mar 11:00
Compare
Choose a tag to compare

v25.03 Public Major Release

Feat

  • Notice: Migration to Semantic Versioning will take place by the end of April
  • Modernize ACL CMake build
  • Add a wrapper class for CpuPRelu operators

Fix

  • Validation in Cpu Deconv for negative padded cases
  • Reserved register list in [U]Int8 SME2 Softmax kernels
  • Register allocation in [U]Int8 SME2 Softmax kernels
  • C and C++ build flags assigned to proper SCons flags
  • Don't pass filenames to the check-bad-style pre-commit hook
  • Apply -fPIC flag both to C and C++ code
    Documentation (API, build guide, contribution guide, errata, etc.) available here:
    https://artificial-intelligence.sites.arm.com/computelibrary/v25.03/index.xhtml

v25.02.1

07 Mar 10:02
Compare
Choose a tag to compare

v25.02.1 Public Major Release

Feat

  • Add stateless support for GEMM kernels that need working_space
  • Add extra_cc_flags flag to SCons

Fix

  • Enable wrapper tests
  • Refactor format_code.py and pre-commit config
  • Adjust tolerance in CPP/DFT/DFT1D/Complex test

Refactor

v25.02

17 Feb 16:40
Compare
Choose a tag to compare

v25.02 Public Major Release

Feat

  • Detect number of CPU cores in OpenBSD
  • Support tensors with dynamic shapes in NEGEMM
  • Support FP16 dequantization in NEGEMMLowpMatrixMultiplyCore
  • Add a public API for CpuMeanStdDevNormalization
  • Enable BF16 inputs in CpuFullyConnected

Fix

  • Linking errors in C++17 while compiling with clang
  • False positive compiler warning stringop-overflow
  • Redundant declaration warning of constexpr static data member (in C++17)
  • Make GemmLowp return an error in validate when F16 is not supported
  • Reorder interleave_by in CpuGemmAssemblyDispatch test code
  • Gemm_hybrid_quantized.hpp was passing incorrect K size to the kernel
  • Wrong kernel choice in CpuMul when build does not have SME2
  • Incorrect scheduling hint heuristic for GEMMs
  • Incorrect trademark usage in Readme for Arm(R)-Neoverse(TM) core

Refactor

v25.01

30 Jan 17:05
Compare
Choose a tag to compare

v25.01 Public Major Release

Feat

  • Add KleidiAI as third_party module
  • Add NHWC FP16 kernels in CpuDirectConv
  • Add support of all non-quantized data types for NEScatter
  • Implement NEScatter for FP32 for all size configurations for Add/Sub/Min/Max/Update
  • Add option to print time used by each iteration in the validation suite
  • Support multi ISA build for macOS

Fix

  • Performance regression in NEDeconvolutionLayer
  • Performance regression in NEConvolutionLayer
  • Usages of dynamic shapes in the library
  • Use separate build flags for C and C++ for CMake
  • Compiler error with gcc14 in 3rd party header stb_image
  • Werror=noexcept compilation issue in NEScatter
  • Unused tolerance_f16 in non-F16 builds
  • SegFault in SME Softmax Int8 tests
  • Disable pre-commit copyright validation for outside contributions
  • SME2 interleaved s8 x s8 = f32 kernel mismatches
  • Invalidate Bf16 Softmax when FEAT_SVE is not present and fix the tests
  • Illegal instruction caused by SVE instruction outside streaming mode
  • SME Winograd output transform 4x4_3x3 kernel
  • Misspell in SConstruct:301: 'estate' to 'arch'

Refactor

  • Removed deprecated NCHW kernels from CpuDirectConv2d
  • Check pre-commit copyright, Android.bp and formatting separately

Perf