Skip to content

Commit c64b08f

Browse files
authored
[cel seastone 2] Add 10G SFP1 front port (#8267)
Why I did it The SFP1 port was disabled in the default configuration. How I did it This commit enables the 10G front port for usage. This was done using a DX030 together with an Arista switch using bcmsh and phy diag xe0 dsc to figure out what lane mappings make sense. Validated on Celestica Seastone2 DX030. How to verify it Own a Celestica DX030 Connect the front SFP1 port to something. It works :-) You can do tcpdump -i Ethernet128 -n and you will see both incoming and outgoing LLDP.
1 parent ca713e2 commit c64b08f

File tree

2 files changed

+8
-6
lines changed

2 files changed

+8
-6
lines changed

device/celestica/x86_64-cel_seastone_2-r0/Seastone_2/port_config.ini

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -30,4 +30,5 @@ Ethernet108 109,110,111,112 QSFP28 rs 28 100000
3030
Ethernet112 113,114,115,116 QSFP29 rs 29 100000
3131
Ethernet116 117,118,119,120 QSFP30 rs 30 100000
3232
Ethernet120 121,122,123,124 QSFP31 rs 31 100000
33-
Ethernet124 125,126,127,128 QSFP32 rs 32 100000
33+
Ethernet124 125,126,127,128 QSFP32 rs 32 100000
34+
Ethernet128 129 SFP1 none 33 10000

device/celestica/x86_64-cel_seastone_2-r0/Seastone_2/td3-seastone_2-32x100G.config.bcm

Lines changed: 6 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -18,7 +18,7 @@ serdes_lane_config_dfe=on
1818
#serdes_fec_enable=1
1919
serdes_if_type_ce=14
2020
pbmp_gport_stack.0=0x0000000000000000000000000000000000000000000000000000000000000000
21-
pbmp_xport_xe=0x88888888888888882222222222222222
21+
pbmp_xport_xe=0x888888888888888c2222222222222222
2222

2323
ptp_ts_pll_fref=50000000
2424
ptp_bs_fref_0=50000000
@@ -40,6 +40,7 @@ portmap_49.0=49:100
4040
portmap_53.0=53:100
4141
portmap_57.0=57:100
4242
portmap_61.0=61:100
43+
4344
portmap_67.0=65:100
4445
portmap_71.0=69:100
4546
portmap_75.0=73:100
@@ -56,7 +57,7 @@ portmap_115.0=113:100
5657
portmap_119.0=117:100
5758
portmap_123.0=121:100
5859
portmap_127.0=125:100
59-
#portmap_66.0=129:10:m
60+
portmap_66.0=129:10:m
6061
#portmap_130.0=128:10:m
6162

6263
#wc0 lane swap
@@ -189,7 +190,7 @@ phy_chain_rx_lane_map_physical{125.0}=0x3210
189190

190191
#MC lane swap
191192
phy_chain_tx_lane_map_physical{129.0}=0x3210
192-
phy_chain_rx_lane_map_physical{129.0}=0x3210
193+
phy_chain_rx_lane_map_physical{129.0}=0x0231
193194

194195

195196
#wc0 P/N flip
@@ -513,7 +514,7 @@ phy_chain_tx_polarity_flip_physical{128.0}=0x0
513514
phy_chain_rx_polarity_flip_physical{128.0}=0x0
514515

515516
#MC P/N flip
516-
phy_chain_tx_polarity_flip_physical{129.0}=0x0
517+
phy_chain_tx_polarity_flip_physical{129.0}=0x1
517518
phy_chain_rx_polarity_flip_physical{129.0}=0x0
518519
phy_chain_tx_polarity_flip_physical{130.0}=0x0
519520
phy_chain_rx_polarity_flip_physical{130.0}=0x0
@@ -554,7 +555,7 @@ dport_map_port_115=29
554555
dport_map_port_119=30
555556
dport_map_port_123=31
556557
dport_map_port_127=32
557-
#dport_map_port_66=33
558+
dport_map_port_66=33
558559
#dport_map_port_130=34
559560

560561
# configuration for 100G optical module

0 commit comments

Comments
 (0)