Skip to content

Commit 8a8d83b

Browse files
authored
[arista] Add platform.json for arista chassis LC5 (#12949)
Add components all LCs add platform.json for new sku LC5 mark thermal controllable to false to skip setter function of high/low threshold
1 parent 51a1eb1 commit 8a8d83b

File tree

3 files changed

+238
-14
lines changed

3 files changed

+238
-14
lines changed

device/arista/x86_64-arista_7800r3_48cq2_lc/platform.json

+23-7
Original file line numberDiff line numberDiff line change
@@ -1,28 +1,44 @@
11
{
22
"chassis": {
33
"name": "7800R3-48CQ2-LC",
4-
"components": [],
4+
"components": [
5+
{
6+
"name": "Aboot()"
7+
},
8+
{
9+
"name": "Scd(addr=0000:00:18.7)"
10+
},
11+
{
12+
"name": "Scd(addr=0000:07:00.0)"
13+
}
14+
],
515
"fans": [],
616
"fan_drawers": [],
717
"psus": [],
818
"thermals": [
919
{
10-
"name": "Cpu temp sensor"
20+
"name": "Cpu temp sensor",
21+
"controllable": false
1122
},
1223
{
13-
"name": "Center back"
24+
"name": "Center back",
25+
"controllable": false
1426
},
1527
{
16-
"name": "Fap0 core0"
28+
"name": "Fap0 core0",
29+
"controllable": false
1730
},
1831
{
19-
"name": "Fap0 core1"
32+
"name": "Fap0 core1",
33+
"controllable": false
2034
},
2135
{
22-
"name": "PCIE"
36+
"name": "PCIE",
37+
"controllable": false
2338
},
2439
{
25-
"name": "Cpu SBTSI"
40+
"name": "Cpu SBTSI",
41+
"controllable": false
2642
}
2743
],
2844
"sfps": [

device/arista/x86_64-arista_7800r3_48cqm2_lc/platform.json

+23-7
Original file line numberDiff line numberDiff line change
@@ -1,28 +1,44 @@
11
{
22
"chassis": {
33
"name": "7800R3-48CQM2-LC",
4-
"components": [],
4+
"components": [
5+
{
6+
"name": "Aboot()"
7+
},
8+
{
9+
"name": "Scd(addr=0000:00:18.7)"
10+
},
11+
{
12+
"name": "Scd(addr=0000:07:00.0)"
13+
}
14+
],
515
"fans": [],
616
"fan_drawers": [],
717
"psus": [],
818
"thermals": [
919
{
10-
"name": "Cpu temp sensor"
20+
"name": "Cpu temp sensor",
21+
"controllable": false
1122
},
1223
{
13-
"name": "Center back"
24+
"name": "Center back",
25+
"controllable": false
1426
},
1527
{
16-
"name": "Fap0 core0"
28+
"name": "Fap0 core0",
29+
"controllable": false
1730
},
1831
{
19-
"name": "Fap0 core1"
32+
"name": "Fap0 core1",
33+
"controllable": false
2034
},
2135
{
22-
"name": "PCIE"
36+
"name": "PCIE",
37+
"controllable": false
2338
},
2439
{
25-
"name": "Cpu SBTSI"
40+
"name": "Cpu SBTSI",
41+
"controllable": false
2642
}
2743
],
2844
"sfps": [
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,192 @@
1+
{
2+
"chassis": {
3+
"name": "7800R3A-36DM2-LC",
4+
"components": [
5+
{
6+
"name": "Aboot()"
7+
},
8+
{
9+
"name": "Scd(addr=0000:00:18.7)"
10+
},
11+
{
12+
"name": "Scd(addr=0000:08:00.0)"
13+
}
14+
],
15+
"fans": [],
16+
"fan_drawers": [],
17+
"psus": [],
18+
"thermals": [
19+
{
20+
"name": "Cpu temp sensor",
21+
"controllable": false
22+
},
23+
{
24+
"name": "Center back",
25+
"controllable": false
26+
},
27+
{
28+
"name": "Fap0 core0",
29+
"controllable": false
30+
},
31+
{
32+
"name": "Fap0 core1",
33+
"controllable": false
34+
},
35+
{
36+
"name": "PCIE",
37+
"controllable": false
38+
},
39+
{
40+
"name": "Cpu SBTSI",
41+
"controllable": false
42+
}
43+
],
44+
"sfps": [
45+
{
46+
"name": "osfp1"
47+
},
48+
{
49+
"name": "osfp2"
50+
},
51+
{
52+
"name": "osfp3"
53+
},
54+
{
55+
"name": "osfp4"
56+
},
57+
{
58+
"name": "osfp5"
59+
},
60+
{
61+
"name": "osfp6"
62+
},
63+
{
64+
"name": "osfp7"
65+
},
66+
{
67+
"name": "osfp8"
68+
},
69+
{
70+
"name": "osfp9"
71+
},
72+
{
73+
"name": "osfp10"
74+
},
75+
{
76+
"name": "osfp11"
77+
},
78+
{
79+
"name": "osfp12"
80+
},
81+
{
82+
"name": "osfp13"
83+
},
84+
{
85+
"name": "osfp14"
86+
},
87+
{
88+
"name": "osfp15"
89+
},
90+
{
91+
"name": "osfp16"
92+
},
93+
{
94+
"name": "osfp17"
95+
},
96+
{
97+
"name": "osfp18"
98+
},
99+
{
100+
"name": "osfp19"
101+
},
102+
{
103+
"name": "osfp20"
104+
},
105+
{
106+
"name": "osfp21"
107+
},
108+
{
109+
"name": "osfp22"
110+
},
111+
{
112+
"name": "osfp23"
113+
},
114+
{
115+
"name": "osfp24"
116+
},
117+
{
118+
"name": "osfp25"
119+
},
120+
{
121+
"name": "osfp26"
122+
},
123+
{
124+
"name": "osfp27"
125+
},
126+
{
127+
"name": "osfp28"
128+
},
129+
{
130+
"name": "osfp29"
131+
},
132+
{
133+
"name": "osfp30"
134+
},
135+
{
136+
"name": "osfp31"
137+
},
138+
{
139+
"name": "osfp32"
140+
},
141+
{
142+
"name": "osfp33"
143+
},
144+
{
145+
"name": "osfp34"
146+
},
147+
{
148+
"name": "osfp35"
149+
},
150+
{
151+
"name": "osfp36"
152+
},
153+
{
154+
"name": "osfp37"
155+
},
156+
{
157+
"name": "osfp38"
158+
},
159+
{
160+
"name": "osfp39"
161+
},
162+
{
163+
"name": "osfp40"
164+
},
165+
{
166+
"name": "osfp41"
167+
},
168+
{
169+
"name": "osfp42"
170+
},
171+
{
172+
"name": "osfp43"
173+
},
174+
{
175+
"name": "osfp44"
176+
},
177+
{
178+
"name": "osfp45"
179+
},
180+
{
181+
"name": "osfp46"
182+
},
183+
{
184+
"name": "osfp47"
185+
},
186+
{
187+
"name": "osfp48"
188+
}
189+
]
190+
},
191+
"interfaces": {}
192+
}

0 commit comments

Comments
 (0)