Skip to content

Commit 6578b9d

Browse files
yxiecayxieca
committed
[RDMA] create split profiles for Arista-7050CX3-32S (#12228)
Moving buffer configuration files to sub folders to enable multiple buffer profiles. Otherwise, non-functional change. Signed-off-by: Ying Xie [email protected]
1 parent 3d64112 commit 6578b9d

18 files changed

+590
-374
lines changed

‎device/arista/x86_64-arista_7050cx3_32s/Arista-7050CX3-32S-C32/BALANCED/buffers_defaults_t0.j2

+52
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,52 @@
1+
{%- set default_cable = '300m' %}
2+
3+
{%- macro generate_port_lists(PORT_ALL) %}
4+
{# Generate list of ports #}
5+
{%- for port_idx in range(0,32) %}
6+
{%- if PORT_ALL.append("Ethernet%d" % (port_idx * 4)) %}{%- endif %}
7+
{%- endfor %}
8+
{%- endmacro %}
9+
10+
{%- macro generate_buffer_pool_and_profiles() %}
11+
"BUFFER_POOL": {
12+
"ingress_lossless_pool": {
13+
"size": "32732160",
14+
"type": "ingress",
15+
"mode": "dynamic",
16+
"xoff": "1622016"
17+
},
18+
"egress_lossy_pool": {
19+
"size": "24709632",
20+
"type": "egress",
21+
"mode": "dynamic"
22+
},
23+
"egress_lossless_pool": {
24+
"size": "32599040",
25+
"type": "egress",
26+
"mode": "static"
27+
}
28+
},
29+
"BUFFER_PROFILE": {
30+
"ingress_lossy_profile": {
31+
"pool":"ingress_lossless_pool",
32+
"size":"0",
33+
"static_th":"32732160"
34+
},
35+
"egress_lossless_profile": {
36+
"pool":"egress_lossless_pool",
37+
"size":"0",
38+
"static_th":"32599040"
39+
},
40+
"egress_lossy_profile": {
41+
"pool":"egress_lossy_pool",
42+
"size":"1792",
43+
"dynamic_th":"3"
44+
}
45+
},
46+
{%- endmacro %}
47+
48+
{% import 'buffers_extra_queues.j2' as defs with context %}
49+
50+
{%- macro generate_queue_buffers_with_extra_lossless_queues(port_names, port_names_require_extra_buffer) %}
51+
{{ defs.generate_queue_buffers_with_extra_lossless_queues(port_names, port_names_require_extra_buffer) }}
52+
{%- endmacro %}

‎device/arista/x86_64-arista_7050cx3_32s/Arista-7050CX3-32S-C32/BALANCED/buffers_defaults_t1.j2

+46
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,46 @@
1+
{%- set default_cable = '300m' %}
2+
3+
{%- macro generate_port_lists(PORT_ALL) %}
4+
{# Generate list of ports #}
5+
{%- for port_idx in range(0,32) %}
6+
{%- if PORT_ALL.append("Ethernet%d" % (port_idx * 4)) %}{%- endif %}
7+
{%- endfor %}
8+
{%- endmacro %}
9+
10+
{%- macro generate_buffer_pool_and_profiles() %}
11+
"BUFFER_POOL": {
12+
"ingress_lossless_pool": {
13+
"size": "32712448",
14+
"type": "ingress",
15+
"mode": "dynamic",
16+
"xoff": "1622016"
17+
},
18+
"egress_lossy_pool": {
19+
"size": "24709632",
20+
"type": "egress",
21+
"mode": "dynamic"
22+
},
23+
"egress_lossless_pool": {
24+
"size": "32599040",
25+
"type": "egress",
26+
"mode": "static"
27+
}
28+
},
29+
"BUFFER_PROFILE": {
30+
"ingress_lossy_profile": {
31+
"pool":"ingress_lossless_pool",
32+
"size":"0",
33+
"static_th":"32712448"
34+
},
35+
"egress_lossless_profile": {
36+
"pool":"egress_lossless_pool",
37+
"size":"0",
38+
"static_th":"32599040"
39+
},
40+
"egress_lossy_profile": {
41+
"pool":"egress_lossy_pool",
42+
"size":"1792",
43+
"dynamic_th":"3"
44+
}
45+
},
46+
{%- endmacro %}

‎device/arista/x86_64-arista_7050cx3_32s/Arista-7050CX3-32S-C32/BALANCED/pg_profile_lookup.ini

+8
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,8 @@
1+
# PG lossless profiles.
2+
# speed cable size xon xoff threshold xon_offset
3+
50000 5m 4608 4608 160000 0 4608
4+
100000 5m 4608 4608 160000 0 4608
5+
50000 40m 4608 4608 160000 0 4608
6+
100000 40m 4608 4608 160000 0 4608
7+
50000 300m 4608 4608 160000 0 4608
8+
100000 300m 4608 4608 160000 0 4608

‎device/arista/x86_64-arista_7050cx3_32s/Arista-7050CX3-32S-C32/BALANCED/qos.json.j2

+206
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,206 @@
1+
{% if 'subtype' in DEVICE_METADATA['localhost'] and DEVICE_METADATA['localhost']['subtype'] == 'DualToR' %}
2+
{%- macro generate_dscp_to_tc_map() %}
3+
"DSCP_TO_TC_MAP": {
4+
"AZURE": {
5+
"0" : "1",
6+
"1" : "1",
7+
"2" : "1",
8+
"3" : "3",
9+
"4" : "4",
10+
"5" : "1",
11+
"6" : "1",
12+
"7" : "1",
13+
"8" : "0",
14+
"9" : "1",
15+
"10": "1",
16+
"11": "1",
17+
"12": "1",
18+
"13": "1",
19+
"14": "1",
20+
"15": "1",
21+
"16": "1",
22+
"17": "1",
23+
"18": "1",
24+
"19": "1",
25+
"20": "1",
26+
"21": "1",
27+
"22": "1",
28+
"23": "1",
29+
"24": "1",
30+
"25": "1",
31+
"26": "1",
32+
"27": "1",
33+
"28": "1",
34+
"29": "1",
35+
"30": "1",
36+
"31": "1",
37+
"32": "1",
38+
"33": "8",
39+
"34": "1",
40+
"35": "1",
41+
"36": "1",
42+
"37": "1",
43+
"38": "1",
44+
"39": "1",
45+
"40": "1",
46+
"41": "1",
47+
"42": "1",
48+
"43": "1",
49+
"44": "1",
50+
"45": "1",
51+
"46": "5",
52+
"47": "1",
53+
"48": "7",
54+
"49": "1",
55+
"50": "1",
56+
"51": "1",
57+
"52": "1",
58+
"53": "1",
59+
"54": "1",
60+
"55": "1",
61+
"56": "1",
62+
"57": "1",
63+
"58": "1",
64+
"59": "1",
65+
"60": "1",
66+
"61": "1",
67+
"62": "1",
68+
"63": "1"
69+
},
70+
"AZURE_TUNNEL": {
71+
"0" : "1",
72+
"1" : "1",
73+
"2" : "1",
74+
"3" : "3",
75+
"4" : "4",
76+
"5" : "1",
77+
"6" : "1",
78+
"7" : "1",
79+
"8" : "0",
80+
"9" : "1",
81+
"10": "1",
82+
"11": "1",
83+
"12": "1",
84+
"13": "1",
85+
"14": "1",
86+
"15": "1",
87+
"16": "1",
88+
"17": "1",
89+
"18": "1",
90+
"19": "1",
91+
"20": "1",
92+
"21": "1",
93+
"22": "1",
94+
"23": "1",
95+
"24": "1",
96+
"25": "1",
97+
"26": "1",
98+
"27": "1",
99+
"28": "1",
100+
"29": "1",
101+
"30": "1",
102+
"31": "1",
103+
"32": "1",
104+
"33": "8",
105+
"34": "1",
106+
"35": "1",
107+
"36": "1",
108+
"37": "1",
109+
"38": "1",
110+
"39": "1",
111+
"40": "1",
112+
"41": "1",
113+
"42": "1",
114+
"43": "1",
115+
"44": "1",
116+
"45": "1",
117+
"46": "5",
118+
"47": "1",
119+
"48": "7",
120+
"49": "1",
121+
"50": "1",
122+
"51": "1",
123+
"52": "1",
124+
"53": "1",
125+
"54": "1",
126+
"55": "1",
127+
"56": "1",
128+
"57": "1",
129+
"58": "1",
130+
"59": "1",
131+
"60": "1",
132+
"61": "1",
133+
"62": "1",
134+
"63": "1"
135+
}
136+
},
137+
{%- endmacro %}
138+
{%- macro generate_tc_to_pg_map() %}
139+
"TC_TO_PRIORITY_GROUP_MAP": {
140+
"AZURE": {
141+
"0": "0",
142+
"1": "0",
143+
"2": "2",
144+
"3": "3",
145+
"4": "4",
146+
"5": "0",
147+
"6": "6",
148+
"7": "0",
149+
"8": "0"
150+
},
151+
"AZURE_TUNNEL": {
152+
"0": "0",
153+
"1": "0",
154+
"2": "0",
155+
"3": "2",
156+
"4": "6",
157+
"5": "0",
158+
"6": "0",
159+
"7": "0",
160+
"8": "0"
161+
}
162+
},
163+
{%- endmacro %}
164+
{%- macro generate_tc_to_queue_map() %}
165+
"TC_TO_QUEUE_MAP": {
166+
"AZURE": {
167+
"0": "0",
168+
"1": "1",
169+
"2": "1",
170+
"3": "3",
171+
"4": "4",
172+
"5": "5",
173+
"6": "1",
174+
"7": "7",
175+
"8": "1"
176+
},
177+
"AZURE_TUNNEL": {
178+
"0": "0",
179+
"1": "1",
180+
"2": "1",
181+
"3": "2",
182+
"4": "6",
183+
"5": "5",
184+
"6": "1",
185+
"7": "7",
186+
"8": "1"
187+
}
188+
},
189+
{%- endmacro %}
190+
{%- macro generate_tc_to_dscp_map() %}
191+
"TC_TO_DSCP_MAP": {
192+
"AZURE_TUNNEL": {
193+
"0": "8",
194+
"1": "0",
195+
"2": "0",
196+
"3": "2",
197+
"4": "6",
198+
"5": "46",
199+
"6": "0",
200+
"7": "48",
201+
"8": "33"
202+
}
203+
},
204+
{%- endmacro %}
205+
{% endif %}
206+
{%- include 'qos_config.j2' %}

‎device/arista/x86_64-arista_7050cx3_32s/Arista-7050CX3-32S-C32/RDMA-CENTRIC

+1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
BALANCED

‎device/arista/x86_64-arista_7050cx3_32s/Arista-7050CX3-32S-C32/TCP-CENTRIC

+1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
BALANCED

‎device/arista/x86_64-arista_7050cx3_32s/Arista-7050CX3-32S-C32/buffers_defaults_t0.j2

-52
This file was deleted.

‎device/arista/x86_64-arista_7050cx3_32s/Arista-7050CX3-32S-C32/buffers_defaults_t0.j2

+1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
BALANCED/buffers_defaults_t0.j2

0 commit comments

Comments
 (0)