Skip to content

Commit 0bde374

Browse files
committed
[7060] fix default port map
Signed-off-by: Ying Xie <[email protected]>
1 parent 45f66d2 commit 0bde374

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

device/arista/x86_64-arista_7060_cx32s/Arista-7060CX-32S-D48C8/buffer_ports_t0.j2

+3-3
Original file line numberDiff line numberDiff line change
@@ -8,14 +8,14 @@
88
{%- if PORT_ALL.append("Ethernet%d" % (port_idx * 4)) %}{%- endif %}
99
{%- if PORT_ALL.append("Ethernet%d" % (port_idx * 4 + 2)) %}{%- endif %}
1010
{%- endfor %}
11-
{%- for port_idx in range(24,32) %}
11+
{%- for port_idx in range(26,32) %}
1212
{%- if PORT_ALL.append("Ethernet%d" % (port_idx * 4)) %}{%- endif %}
1313
{%- if PORT_ALL.append("Ethernet%d" % (port_idx * 4 + 2)) %}{%- endif %}
1414
{%- endfor %}
1515
{%- for port_idx in range(6,10) %}
1616
{%- if PORT_ALL.append("Ethernet%d" % (port_idx * 4)) %}{%- endif %}
1717
{%- endfor %}
18-
{%- for port_idx in range(22,24) %}
18+
{%- for port_idx in range(22,26) %}
1919
{%- if PORT_ALL.append("Ethernet%d" % (port_idx * 4)) %}{%- endif %}
2020
{%- endfor %}
21-
{%- endmacro %}
21+
{%- endmacro %}

0 commit comments

Comments
 (0)