We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 4753c9b + ceff6f1 commit 5d36bedCopy full SHA for 5d36bed
port/atomic_pointer.h
@@ -39,6 +39,8 @@
39
#define ARCH_CPU_ARM64_FAMILY 1
40
#elif defined(__ppc__) || defined(__powerpc__) || defined(__powerpc64__)
41
#define ARCH_CPU_PPC_FAMILY 1
42
+#elif defined(__mips__)
43
+#define ARCH_CPU_MIPS_FAMILY 1
44
#endif
45
46
namespace leveldb {
@@ -110,6 +112,13 @@ inline void MemoryBarrier() {
110
112
}
111
113
#define LEVELDB_HAVE_MEMORY_BARRIER
114
115
+// MIPS
116
+#elif defined(ARCH_CPU_MIPS_FAMILY) && defined(__GNUC__)
117
+inline void MemoryBarrier() {
118
+ __asm__ __volatile__("sync" : : : "memory");
119
+}
120
+#define LEVELDB_HAVE_MEMORY_BARRIER
121
+
122
123
124
// AtomicPointer built using platform-specific MemoryBarrier()
0 commit comments