Skip to content

Commit 61cdda1

Browse files
committed
[Verif] Fix markdown header level; NFC
1 parent 0802c2d commit 61cdda1

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

include/circt/Dialect/Verif/VerifOps.td

+6-6
Original file line numberDiff line numberDiff line change
@@ -297,7 +297,7 @@ def FormalOp : VerifOp<"formal", [
297297
into the hardware to be tested. Testing tools will then try to find concrete
298298
values for them that violate any asserts or make any covers true.
299299

300-
### Example
300+
#### Example
301301
```
302302
verif.formal @AdderTest {myParam = 42, myTag = "hello"} {
303303
%0 = verif.symbolic_value : i42
@@ -309,7 +309,7 @@ def FormalOp : VerifOp<"formal", [
309309
}
310310
```
311311

312-
### Parameters
312+
#### Parameters
313313
The following parameters have a predefined meaning and are interpreted by
314314
tools such as `circt-test` to guide execution of tests:
315315

@@ -362,15 +362,15 @@ def SimulationOp : VerifOp<"simulation", [
362362
by various tools. To describe a test, the body of this op should contain the
363363
hardware to be tested, alongside any necessary forms of stimulus generation.
364364

365-
### Inputs
365+
#### Inputs
366366

367367
The body has two block arguments as input values: a "clock" signal of type
368368
`!seq.clock` and an "init" signal of type `i1`. The clock signal starts at 0
369369
and continuously toggles between 0 and 1 throughout the simulation. The init
370370
signal starts at 1, remains 1 during a single 0-to-1 transition of the
371371
clock, and then drops to 0 for the remainder of the simulation.
372372

373-
### Outputs
373+
#### Outputs
374374

375375
The body must have a `verif.yield` terminator op with exactly two operands:
376376

@@ -384,7 +384,7 @@ def SimulationOp : VerifOp<"simulation", [
384384
time as the done signal. Simulators must signal failure to the operating
385385
system through a non-zero exit code.
386386

387-
### Schedule
387+
#### Schedule
388388

389389
The clock and init values adhere to the following schedule during
390390
simulation:
@@ -402,7 +402,7 @@ def SimulationOp : VerifOp<"simulation", [
402402
Simulation termination occurs when the done signal is 1 during a 0-to-1
403403
transition of the clock.
404404

405-
### Example
405+
#### Example
406406
```
407407
verif.simulation @AdderTest {myParam = 42, myTag = "hello"} {
408408
^bb0(%clock: !seq.clock, %init: i1):

0 commit comments

Comments
 (0)