Skip to content

Commit 4c4cd33

Browse files
Merge pull request #535 from antmicro/arty-cv32e40p
Add support for the CV32E40P RISC-V CPU
2 parents 7d09ea1 + 2d6ee5a commit 4c4cd33

File tree

10 files changed

+675
-0
lines changed

10 files changed

+675
-0
lines changed

litex/soc/cores/cpu/__init__.py

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -57,6 +57,7 @@ class CPUNone(CPU):
5757
from litex.soc.cores.cpu.vexriscv import VexRiscv
5858
from litex.soc.cores.cpu.rocket import RocketRV64
5959
from litex.soc.cores.cpu.blackparrot import BlackParrotRV64
60+
from litex.soc.cores.cpu.cv32e40p import CV32E40P
6061

6162
CPUS = {
6263
# None
@@ -76,6 +77,7 @@ class CPUNone(CPU):
7677
"picorv32" : PicoRV32,
7778
"minerva" : Minerva,
7879
"vexriscv" : VexRiscv,
80+
"cv32e40p" : CV32E40P,
7981

8082
# RISC-V 64-bit
8183
"rocket" : RocketRV64,
Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
from litex.soc.cores.cpu.cv32e40p.core import CV32E40P
Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
.section .text, "ax", @progbits
2+
.global boot_helper
3+
boot_helper:
4+
jr x13

0 commit comments

Comments
 (0)