Skip to content

Commit 45d1b95

Browse files
r12farun1355492
authored andcommitted
[Arista]: Update Arista7060X6-PE 256x200G mmu configuration. (sonic-net#19570)
Why I did it This PR updates the MMU related configurations on Arista 7060X6-PE device with 256x200G breakout. Work item tracking Microsoft ADO (number only): 28707303 How I did it This PR updates 3 things: - Updated bcm file for optimal MMU settings. - Updated buffer defaults to accommodate the TH5 architecture with 1 ingress pool + 1 egress pool and updated to optimal value. - Updated PG lookups for buffer setups. How to verify it Tested with sonic-mgmt tests with xoff/xon tests with updated QoS parameter: https://github.com/sonic-net/sonic-mgmt/pull/13656/files Local ixia test is passing in lab. Both verified using 202311 branch for backporting.
1 parent 3d872cb commit 45d1b95

File tree

5 files changed

+1230
-46
lines changed

5 files changed

+1230
-46
lines changed

device/arista/x86_64-arista_7060x6_64pe/Arista-7060X6-64PE-256x200G/BALANCED

-1
This file was deleted.
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,36 @@
1+
{%- set default_cable = '5m' %}
2+
3+
{%- include 'buffer_ports.j2' %}
4+
5+
{%- macro generate_buffer_pool_and_profiles() %}
6+
"BUFFER_POOL": {
7+
"ingress_lossless_pool": {
8+
"size": "165660324",
9+
"type": "ingress",
10+
"mode": "dynamic",
11+
"xoff": "29520896"
12+
},
13+
"egress_lossless_pool": {
14+
"size": "165660324",
15+
"type": "egress",
16+
"mode": "dynamic"
17+
}
18+
},
19+
"BUFFER_PROFILE": {
20+
"ingress_lossy_profile": {
21+
"pool": "ingress_lossless_pool",
22+
"size": "0",
23+
"static_th": "167546528"
24+
},
25+
"egress_lossy_profile": {
26+
"pool": "egress_lossless_pool",
27+
"size": "1778",
28+
"dynamic_th": "0"
29+
},
30+
"egress_lossless_profile": {
31+
"pool": "egress_lossless_pool",
32+
"size": "0",
33+
"static_th": "167546528"
34+
}
35+
},
36+
{%- endmacro %}
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,36 @@
1+
{%- set default_cable = '5m' %}
2+
3+
{%- include 'buffer_ports.j2' %}
4+
5+
{%- macro generate_buffer_pool_and_profiles() %}
6+
"BUFFER_POOL": {
7+
"ingress_lossless_pool": {
8+
"size": "121964196",
9+
"type": "ingress",
10+
"mode": "dynamic",
11+
"xoff": "29520896"
12+
},
13+
"egress_lossless_pool": {
14+
"size": "121964196",
15+
"type": "egress",
16+
"mode": "static"
17+
}
18+
},
19+
"BUFFER_PROFILE": {
20+
"ingress_lossy_profile": {
21+
"pool": "ingress_lossless_pool",
22+
"size": "0",
23+
"static_th": "167546528"
24+
},
25+
"egress_lossy_profile": {
26+
"pool": "egress_lossless_pool",
27+
"size": "1778",
28+
"dynamic_th": "1"
29+
},
30+
"egress_lossless_profile": {
31+
"pool": "egress_lossless_pool",
32+
"size": "0",
33+
"static_th": "125995684"
34+
}
35+
},
36+
{%- endmacro %}
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,23 @@
1+
# PG lossless profiles.
2+
# speed cable size xon xoff threshold xon_offset
3+
10000 5m 1248 2288 35776 0 2288
4+
25000 5m 1248 2288 53248 0 2288
5+
40000 5m 1248 2288 66560 0 2288
6+
50000 5m 1248 2288 90272 0 2288
7+
100000 5m 18796 3556 300990 -2 3556
8+
200000 5m 18796 3556 300990 -2 3556
9+
400000 5m 18796 3556 300990 -2 3556
10+
10000 40m 1248 2288 37024 0 2288
11+
25000 40m 1248 2288 53248 0 2288
12+
40000 40m 1248 2288 71552 0 2288
13+
50000 40m 1248 2288 96096 0 2288
14+
100000 40m 18796 3556 300990 -2 3556
15+
200000 40m 18796 3556 300990 -2 3556
16+
400000 40m 18796 3556 300990 -2 3556
17+
10000 300m 1248 2288 46176 0 2288
18+
25000 300m 1248 2288 79040 0 2288
19+
40000 300m 1248 2288 108160 0 2288
20+
50000 300m 1248 2288 141856 0 2288
21+
100000 300m 18796 3556 300990 -2 3556
22+
200000 300m 18796 3556 300990 -2 3556
23+
400000 300m 18796 3556 300990 -2 3556

0 commit comments

Comments
 (0)