Skip to content

Commit fe1d234

Browse files
committed
Added FPGA filter field to designer output which is required for Pluto
1 parent 5d2eaa4 commit fe1d234

File tree

2 files changed

+6
-1
lines changed

2 files changed

+6
-1
lines changed

AD9361_Filter_Wizard.m

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1135,7 +1135,7 @@ function create_filter(hObject, handles)
11351135
filter_input.dBstop_FIR = sel.FIRdBmin;
11361136
filter_input.wnom = value2Hz(handles, handles.freq_units, str2double(get(handles.Fcutoff, 'String')));
11371137
filter_input.int_FIR = get(handles.Use_FIR, 'Value');
1138-
filter_input.pluto_filter = 1;
1138+
filter_input.FPGAfilter = get(handles.use_FPGAfilter, 'Value');
11391139
filter_input.RFbw = RFbw;
11401140

11411141
plot_buttons_off(handles);

internal_design_filter.m

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -621,6 +621,11 @@
621621
output.Hm4 = Hm4;
622622
output.Hmd = Hmd;
623623
output.enables = enables;
624+
if isfield(input,'FPGAfilter')
625+
output.FPGAfilter = input.FPGAfilter;
626+
else
627+
output.FPGAfilter = false;
628+
end
624629

625630
% internal fields used by the GUI
626631
output.Hanalog = Hanalog;

0 commit comments

Comments
 (0)