Skip to content

Commit 1f9e022

Browse files
fix #4131
1 parent e3f712b commit 1f9e022

File tree

2 files changed

+2
-5
lines changed

2 files changed

+2
-5
lines changed

src/smt/diff_logic.h

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -264,13 +264,11 @@ class dl_graph {
264264
public:
265265
// An assignment is feasible if all edges are feasible.
266266
bool is_feasible() const {
267-
#ifdef Z3DEBUG
268267
for (unsigned i = 0; i < m_edges.size(); ++i) {
269268
if (!is_feasible(m_edges[i])) {
270269
return false;
271270
}
272271
}
273-
#endif
274272
return true;
275273
}
276274

src/smt/theory_diff_logic_def.h

Lines changed: 2 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -341,9 +341,8 @@ void theory_diff_logic<Ext>::pop_scope_eh(unsigned num_scopes) {
341341
m_scopes.shrink(new_lvl);
342342
unsigned num_edges = m_graph.get_num_edges();
343343
m_graph.pop(num_scopes);
344-
TRACE("arith", m_graph.display(tout););
345-
SASSERT(m_graph.is_feasible());
346-
if (true || (num_edges != m_graph.get_num_edges() && m_num_simplex_edges > 0)) {
344+
CTRACE("arith", !m_graph.is_feasible(), m_graph.display(tout););
345+
if (num_edges != m_graph.get_num_edges() && m_num_simplex_edges > 0) {
347346
m_S.reset();
348347
m_num_simplex_edges = 0;
349348
m_objective_rows.reset();

0 commit comments

Comments
 (0)