Skip to content

Commit 8432e9d

Browse files
committed
Update Makefile
1 parent b58c189 commit 8432e9d

File tree

1 file changed

+9
-9
lines changed

1 file changed

+9
-9
lines changed

Makefile

+9-9
Original file line numberDiff line numberDiff line change
@@ -178,9 +178,9 @@ ifdef LLAMA_HIPBLAS
178178
CC := $(ROCM_PATH)/llvm/bin/clang
179179
CXX := $(ROCM_PATH)/llvm/bin/clang++
180180
GPU_TARGETS = gfx803 gfx900 gfx906 gfx908 gfx90a gfx1030 gfx1100
181-
LLAMA_CUDA_DMMV_X ?= 256
182-
LLAMA_CUDA_DMMV_Y ?= 2
183-
181+
LLAMA_CUDA_DMMV_X ?= 64
182+
LLAMA_CUDA_MMV_Y ?= 2
183+
LLAMA_CUDA_FORCE_DMMV = true
184184
CFLAGS += -DGGML_USE_HIPBLAS -DGGML_USE_CUBLAS $(shell $(ROCM_PATH)/bin/hipconfig -C)
185185
CXXFLAGS += -DGGML_USE_HIPBLAS -DGGML_USE_CUBLAS $(shell $(ROCM_PATH)/bin/hipconfig -C)
186186
LDFLAGS += -L/opt/rocm/lib -Wl,-rpath=$(ROCM_PATH)/lib -lhipblas -lamdhip64
@@ -190,25 +190,25 @@ ifdef LLAMA_CUDA_DMMV_X
190190
CXXFLAGS += -DGGML_CUDA_DMMV_X=$(LLAMA_CUDA_DMMV_X)
191191
else
192192
CXXFLAGS += -DGGML_CUDA_DMMV_X=32
193-
endif # LLAMA_CUDA_DMMV_X
193+
endif
194+
ifeq ($(LLAMA_CUDA_FORCE_DMMV), true)
195+
CXXFLAGS += -DGGML_CUDA_FORCE_DMMV
196+
endif
194197
ifdef LLAMA_CUDA_MMV_Y
195198
CXXFLAGS += -DGGML_CUDA_MMV_Y=$(LLAMA_CUDA_MMV_Y)
196199
else ifdef LLAMA_CUDA_DMMV_Y
197200
CXXFLAGS += -DGGML_CUDA_MMV_Y=$(LLAMA_CUDA_DMMV_Y) # for backwards compatibility
198201
else
199202
CXXFLAGS += -DGGML_CUDA_MMV_Y=1
200-
endif # LLAMA_CUDA_MMV_Y
203+
endif
201204

202205
ifdef LLAMA_CUDA_KQUANTS_ITER
203206
CXXFLAGS += -DK_QUANTS_PER_ITERATION=$(LLAMA_CUDA_KQUANTS_ITER)
204207
else
205208
CXXFLAGS += -DK_QUANTS_PER_ITERATION=2
206209
endif
207210

208-
ggml-cuda.o: CXXFLAGS += $(addprefix --offload-arch=,$(GPU_TARGETS)) \
209-
-DGGML_CUDA_DMMV_X=$(LLAMA_CUDA_DMMV_X) \
210-
-DGGML_CUDA_MMV_Y=$(LLAMA_CUDA_DMMV_Y) \
211-
-DGGML_CUDA_FORCE_DMMV
211+
ggml-cuda.o: CXXFLAGS += $(addprefix --offload-arch=,$(GPU_TARGETS))
212212

213213

214214
# DGGML_CUDA_DMMV_F16 does not currently work with AMD.

0 commit comments

Comments
 (0)