@@ -251,9 +251,7 @@ def q15mulr(a, b):
251
251
### Relaxed integer dot product
252
252
253
253
- ` i16x8.dot_i8x16_i7x16_s(a: v128, b: v128) -> v128 `
254
- - ` i16x8.dot_i8x16_i7x16_u(a: v128, b: v128) -> v128 `
255
254
- ` i32x4.dot_i8x16_i7x16_add_s(a: v128, b:v128, c:v128) -> v128 `
256
- - ` i32x4.dot_i8x16_i7x16_add_u(a: v128, b:v128, c:v128) -> v128 `
257
255
258
256
Returns the multiplication of 8-bit elements (signed or unsigned) by 7-bit
259
257
elements (unsigned) with accumulation of adjacent products. The ` i32x4 ` versions
@@ -278,9 +276,7 @@ def dot_product(signed, elements, a, b, c):
278
276
result[i/ elements] += c[i/ elements] if c else 0
279
277
280
278
i16x8_dot_i8x16_i7x16_s(a, b) = dot_product(signed = True , elements = 2 , a, b)
281
- i16x8_dot_i8x16_i7x16_u(a, b) = dot_product(signed = False , elements = 2 , a, b)
282
- i32x4.dot_i8x16_i7x16_add_s(a, b, c) = dot_product(signed = True , elements = 4 , a, b, c)
283
- i32x4.dot_i8x16_i7x16_add_s(a, b, c) = dot_product(signed = False , elements = 4 , a, b, c)
279
+ i32x4.dot_i8x16_i7x16_add_s(a, b, c) = dot_product(signed = False , elements = 2 , a, b, c)
284
280
```
285
281
286
282
@@ -315,11 +311,9 @@ forward, the opcodes for relaxed-simd specification will be the ones in the
315
311
| ` f64x2.relaxed_max ` | 0x110 | 0xee |
316
312
| ` i16x8.relaxed_q15mulr_s ` | 0x111 | unimplemented |
317
313
| ` i16x8.dot_i8x16_i7x16_s ` | 0x112 | unimplemented |
318
- | ` i16x8.dot_i8x16_i7x16_u ` | 0x113 | unimplemented |
319
- | ` i32x4.dot_i8x16_i7x16_add_s ` | 0x114 | unimplemented |
320
- | ` i32x4.dot_i8x16_i7x16_add_u ` | 0x115 | unimplemented |
321
- | Reserved for bfloat16 | 0x116 | unimplemented |
322
- | Reserved | 0x117 - 0x12F | |
314
+ | ` i32x4.dot_i8x16_i7x16_add_s ` | 0x113 | unimplemented |
315
+ | Reserved for bfloat16 | 0x114 | unimplemented |
316
+ | Reserved | 0x115 - 0x12F | |
323
317
324
318
## References
325
319
0 commit comments