@@ -255,9 +255,9 @@ const XMC_PORT_PIN_t mapping_port_pin[] = {
255
255
/* 96 */ {XMC_GPIO_PORT1 , 12 }, // CAN_TX
256
256
/* 97 */ {XMC_GPIO_PORT1 , 13 } // CAN_RX
257
257
};
258
- // const uint8_t GND = (sizeof(mapping_port_pin) / sizeof(XMC_PORT_PIN_t));
259
- // const uint8_t NUM_DIGITAL = (sizeof(mapping_port_pin) / sizeof(XMC_PORT_PIN_t));
260
- // ;
258
+ const uint8_t GND = (sizeof (mapping_port_pin ) / sizeof (XMC_PORT_PIN_t ));
259
+ const uint8_t NUM_DIGITAL = (sizeof (mapping_port_pin ) / sizeof (XMC_PORT_PIN_t ));
260
+ ;
261
261
262
262
// const XMC_PIN_INTERRUPT_t mapping_interrupt[] = {
263
263
// /* 0 */ {CCU40, CCU40_CC43, 3, 0, CCU40_IN3_P1_0},
@@ -286,15 +286,19 @@ const XMC_PORT_PIN_t mapping_port_pin[] = {
286
286
// XMC_PWM4_t mapping_pwm4[] = {
287
287
// {CCU40, CCU40_CC42, 2, mapping_port_pin[3], P1_1_AF_CCU40_OUT2, XMC_CCU4_SLICE_PRESCALER_64,
288
288
// PWM4_TIMER_PERIOD, DISABLED}, // PWM disabled 3 P1.1
289
- // {CCU41, CCU41_CC40, 0, mapping_port_pin[10], P3_10_AF_CCU41_OUT0, XMC_CCU4_SLICE_PRESCALER_64,
289
+ // {CCU41, CCU41_CC40, 0, mapping_port_pin[10], P3_10_AF_CCU41_OUT0,
290
+ // XMC_CCU4_SLICE_PRESCALER_64,
290
291
// PWM4_TIMER_PERIOD, DISABLED}, // PWM disabled 10 P3.10
291
292
// {CCU41, CCU41_CC42, 2, mapping_port_pin[11], P3_8_AF_CCU41_OUT2, XMC_CCU4_SLICE_PRESCALER_64,
292
293
// PWM4_TIMER_PERIOD, DISABLED}, // PWM disabled 11 P3.8
293
- // {CCU40, CCU40_CC40, 0, mapping_port_pin[93], P0_15_AF_CCU40_OUT0, XMC_CCU4_SLICE_PRESCALER_64,
294
+ // {CCU40, CCU40_CC40, 0, mapping_port_pin[93], P0_15_AF_CCU40_OUT0,
295
+ // XMC_CCU4_SLICE_PRESCALER_64,
294
296
// PWM4_TIMER_PERIOD, DISABLED}, // PWM disabled 93 P0.15
295
- // {CCU40, CCU40_CC41, 1, mapping_port_pin[70], P0_14_AF_CCU40_OUT1, XMC_CCU4_SLICE_PRESCALER_64,
297
+ // {CCU40, CCU40_CC41, 1, mapping_port_pin[70], P0_14_AF_CCU40_OUT1,
298
+ // XMC_CCU4_SLICE_PRESCALER_64,
296
299
// PWM4_TIMER_PERIOD, DISABLED}, // PWM disabled 70 P0.14
297
- // {CCU40, CCU40_CC43, 3, mapping_port_pin[94], P0_12_AF_CCU40_OUT3, XMC_CCU4_SLICE_PRESCALER_64,
300
+ // {CCU40, CCU40_CC43, 3, mapping_port_pin[94], P0_12_AF_CCU40_OUT3,
301
+ // XMC_CCU4_SLICE_PRESCALER_64,
298
302
// PWM4_TIMER_PERIOD, DISABLED}, // PWM disabled 94 P0.12
299
303
// {CCU42, CCU42_CC40, 0, mapping_port_pin[61], P3_0_AF_CCU42_OUT0, XMC_CCU4_SLICE_PRESCALER_64,
300
304
// PWM4_TIMER_PERIOD, DISABLED}, // PWM disabled 61 P3.0
@@ -375,17 +379,19 @@ const XMC_PORT_PIN_t mapping_port_pin[] = {
375
379
// #endif
376
380
377
381
// // Result reg numbers are now equal to channel numbers
378
- // XMC_ADC_t mapping_adc[] = {{VADC, 0, VADC_G0, 0, 0, DISABLED}, {VADC, 1, VADC_G0, 0, 1, DISABLED},
379
- // {VADC, 2, VADC_G1, 1, 2, DISABLED}, {VADC, 3, VADC_G1, 1, 3, DISABLED},
380
- // {VADC, 0, VADC_G2, 2, 0, DISABLED}, {VADC, 1, VADC_G2, 2, 1, DISABLED},
381
- // {VADC, 6, VADC_G2, 2, 6, DISABLED}, {VADC, 5, VADC_G2, 2, 5, DISABLED},
382
- // {VADC, 3, VADC_G2, 2, 3, DISABLED}, {VADC, 7, VADC_G1, 1, 7, DISABLED},
383
- // {VADC, 5, VADC_G1, 1, 5, DISABLED}, {VADC, 7, VADC_G0, 0, 7, DISABLED},
384
- // {VADC, 7, VADC_G3, 3, 7, DISABLED}, {VADC, 1, VADC_G1, 1, 1, DISABLED},
385
- // {VADC, 0, VADC_G1, 1, 0, DISABLED}, {VADC, 6, VADC_G3, 3, 6, DISABLED},
386
- // {VADC, 6, VADC_G0, 0, 6, DISABLED}, {VADC, 4, VADC_G1, 1, 4, DISABLED},
387
- // {VADC, 6, VADC_G1, 1, 6, DISABLED}, {VADC, 2, VADC_G2, 2, 2, DISABLED},
388
- // {VADC, 4, VADC_G2, 2, 4, DISABLED}, {VADC, 7, VADC_G2, 2, 7, DISABLED}};
382
+ // XMC_ADC_t mapping_adc[] = {{VADC, 0, VADC_G0, 0, 0, DISABLED}, {VADC, 1, VADC_G0, 0, 1,
383
+ // DISABLED},
384
+ // {VADC, 2, VADC_G1, 1, 2, DISABLED}, {VADC, 3, VADC_G1, 1, 3,
385
+ // DISABLED}, {VADC, 0, VADC_G2, 2, 0, DISABLED}, {VADC, 1, VADC_G2, 2,
386
+ // 1, DISABLED}, {VADC, 6, VADC_G2, 2, 6, DISABLED}, {VADC, 5, VADC_G2,
387
+ // 2, 5, DISABLED}, {VADC, 3, VADC_G2, 2, 3, DISABLED}, {VADC, 7,
388
+ // VADC_G1, 1, 7, DISABLED}, {VADC, 5, VADC_G1, 1, 5, DISABLED}, {VADC,
389
+ // 7, VADC_G0, 0, 7, DISABLED}, {VADC, 7, VADC_G3, 3, 7, DISABLED},
390
+ // {VADC, 1, VADC_G1, 1, 1, DISABLED}, {VADC, 0, VADC_G1, 1, 0,
391
+ // DISABLED}, {VADC, 6, VADC_G3, 3, 6, DISABLED}, {VADC, 6, VADC_G0, 0,
392
+ // 6, DISABLED}, {VADC, 4, VADC_G1, 1, 4, DISABLED}, {VADC, 6, VADC_G1,
393
+ // 1, 6, DISABLED}, {VADC, 2, VADC_G2, 2, 2, DISABLED}, {VADC, 4,
394
+ // VADC_G2, 2, 4, DISABLED}, {VADC, 7, VADC_G2, 2, 7, DISABLED}};
389
395
// const uint8_t NUM_ANALOG_INPUTS = (sizeof(mapping_adc) / sizeof(XMC_ADC_t));
390
396
391
397
// /*
0 commit comments