May 2024

Qualcom

# RISC-V Push/Pop & Frame Pointer Proposal

Version 0.2

James Ball jameball@qti.qualcomm.com

### Overview

#### Problem

- Compiler can't use Zc push/pop instructions when frame pointer requested
- Results in significant code size impact due to omission of push/pop instructions

#### What is a Frame Pointer (FP)?

• Optional software managed linked list of function call frames using the FP register (x8 AKA s0)


#### History


- Push/pop stack order consistent with future potential load/store multiple instructions rather than ABI order
  - See <u>GitHub Issue 194</u> and <u>Code Size TG post</u>
- ABI 1.1 specifies portion of stack order when FP present
  - Not yet ratified but already implemented across all toolchains
  - Too late to change ABI 1.1 and toolchains (could break backwards-compatibility)

#### Motivation for Push/Pop and FP

- FP allows stack backtrace without requiring access to debug information in ELF (not always available)
- Can't find return address (variable offset relative to current SP) or caller's stack frame without FP
- Example scenarios
  - Program detects a fatal condition and wants to print stack track before exiting
  - Debugging on hardware when ELF debug information isn't present

# Background






Source sample text

## RISC-V ABI vs. Zc Push/Pop Stack

Zc push/pop instructions store ra & s0 opposite order to RISC-V ABI 1.1



Implication: Compiler can't use push/pop when frame pointer requested

# Zc Push/Pop Instruction Equivalents

Examples assume XLEN=32

cm.push {ra, s0-s2},-16 equivalent to:

SW	<mark>s2</mark> ,	-4(sp)
SW	<mark>s1</mark> ,	-8(sp)
SW	<mark>s0</mark> ,	-12(sp)
SW	<mark>ra</mark> ,	-16(sp)
addi	sp,	sp, -16

Com	piler	with FP	Order reversed from push/pop
SW SW		-4(sp) -8(sp)	# s0 is fp
SW SW		-12(sp) -16(sp)	
	fp,	· <u>-</u> ·	# Save initial sp in fp

Extra instruction to manage fp

# Solutions

# **Constraints on Solutions**

#### Don't break ecosystem that uses the FP

- Stack backtrace utility function breaks if ABI 1.1 layout changed to match push/pop
  - Code assumes mem[fp-4] = "saved ra" and mem[fp-8] = "saved fp"
  - Code pre-compiled in library couldn't even have #ifdef added into source for additional layout option
- Could in theory have other software that relies on stack layout

#### Don't break ecosystem not using FP

- Changing order of existing push/pop instructions could break software in theory
  - Code could do load/store to stack contents added by push instruction
  - Not sure this use case needs support
- Debugger might rely on existing stack layout
  - Hopefully, DWARF debug information in ELF describes layout and debugger uses this
  - Order can't be controlled by a new CSR bit since DWARF specifies layout statically

#### Don't create a burden for RISC-V community

- Qualcomm needs a standard solution with compiler & tools support that can be upstreamed
- Non-standard solution creates ongoing burden of adding support to RISC-V GCC/LLVM on every release

## **Two Potential Solutions**

- 1. Create new HW extension to change push/pop order to match ABI
  - Presence of new extension in an implementation means order always changed

9

- 2. Create new push/pop instructions to match ABI
  - Uses additional opcode space

```
cm.push
                                                                                 cm.pop/popret/popretz
                                                                        Just reverse order of register numbers like in cm.push
                     Just reverse order of register numbers
                              (e.g., 1, 8, 9, ..., 26, 27)
                                                                         if (XLEN==32) bytes=4; else bytes=8;
if (XLEN==32) bytes=4; else bytes=8;
                                                                         addr=sp+stack adj-bytes;
                                                                         for(i in 27,26,25,24,23,22,21,20,19,18,9,8,1) {
addr=sp-bytes;
                                                                           //if register i is in xreg_list
for(i in 27,26,25,24,23,22,21,20,19,18,9,8,1) {
 //if register i is in xreg_list
                                                                           if (xreg_list[i]) {
 if (xreg_list[i]) {
                                                                             switch(bytes) {
   switch(bytes) {
                                                                              4: asm("lw x[i], 0(addr)");
     4: asm("sw x[i], 0(addr)");
                                                                               8: asm("ld x[i], 0(addr)");
     8: asm("sd x[i], 0(addr)");
                                                                             addr-=bytes;
   addr-=bytes;
                                                                        sp+=stack adj;
```

# Addition to Proposed Solution - New cm.pushfp instruction

Eliminates code size penalty of including FP

#### Same behavior as cm.push except saves initial sp value to fp

- Same arguments as cm.push but only used when FP present
- Don't need cm.popfp since cm.pop instructions can already pop FP (x8 AKA s0)
- Qualcomm is patenting cm.pushfp and will donate patent to RVI

### Is cm.pushfp worth adding?

- Uses 6 bits of 16-bit opcode space
- Saves 2 bytes in every function's prologue
- Other Zcmp instructions with same cost offer lower code size reduction
  - For example, cm.popretz saves 2 bytes only when function returns zero

Mnemonic	15	14	13	12	2 11	L   1	0 0	9 0	8 07	06	05 0	04 03	02	01	00	Description	Comment
	7		fu	ince	j			r1	r1s' func2 r2s'			opcode			CMMV-type		
CM.MVSA01	1	0	1	0	1	1	L	r1	ls'	0	1	r2s'		1	0	Move 2 registers: r1s' = a0; r2s' = a1	Matching encoding Zcmp CM.MVSA01
CM.MVA01S	1	0	1	0	1	. 1	L	r1	s'	' 1 1 r2s'		1	0	Move 2 registers: a0 = r1s'; a1 = r2s'	Matching encoding Zcmp CM.MVA01S		
			fu	ince	5		f	unc	2	urli	ist	spir	mm	opc	ode		CMPP-type
CM.PUSH	1	0	1	1	1	. (	) (	0 0	D	urli	ist	[5:	:4]	1	0	Function entrance (prologue), including stack allocation	Matching encoding Zcmp CM.PUSH
CM.PUSHFP	1	0	1	1	1	. 0	) (	0 1	1	urli	ist	[5:	:4]	1	0	Function entrance (prologue), including stack allocation and frame pointer	New proposed instruction
CM.POP	1	0	1	1	1	. 0	)	1 (	D	urli	ist	[5:	:4]	1	0	Function epilogue , including stack deallocation	Matching encoding Zcmp CM.POP
CM.POPRETZ	1	0	1	1	1	1	L	0 0	0	urli	ist	[5:	:4]	1	0	Function exit with return zero (epilogue) , including stack deallocation, a0 = 0	Matching encoding Zcmp CM.POPRET
CM.POPRET	1	0	1	1	1	1	ι :	1 (	0	urli	ist	[5:	:4]	1	0	Function exit (epilogue), including stack deallocation	Matching encoding Zcmp CM.POPRETZ

10



## What RISC-V ABI 1.1 says about Frame Pointer

From <a href="https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-cc.adoc">https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-cc.adoc</a>

Code that uses a frame pointer will construct a linked list of stack frames, where each frame links to its caller using a "frame record". A frame record consists of two XLEN values on the stack; the return address and the link to the next frame record. The frame pointer register will point to the innermost frame, thereby starting the linked list. By convention, the lowest XLEN value shall point to the previous frame, while the next XLEN value shall be the return address. The end of the frame record chain is indicated by the address zero appearing as the next link in the chain.

After the prologue, the frame pointer register will point to the Canonical Frame Address or CFA, which is the stack pointer value on entry to the current procedure. The previous frame pointer and return address pair will reside just prior to the current stack address held in  $f_p$ . This puts the return address at  $f_p - XLEN/8$ , and the previous frame pointer at  $f_p - 2 * XLEN/8$ .